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1. Introduction 
For a variety of applications from mobile to high-performance computing, the power 
consumption of very-large-scale-integrated (VLSI) circuits is a serious issue. The scaling rule 
has been a paradigm for miniaturizing complementary metal-oxide-semiconductor (CMOS) 
field-effect-transistors (FETs) in VLSI circuits for a long period. In the ideal scaling rule, the 
supply voltage Vdd should decrease in proportion to the miniaturization of the transistor. 
This Vdd reduction has roughly been successful so far. In extremely scaled transistors such as 
those in the 45-nm logic node and beyond, however, it is very difficult to further decrease 
Vdd. Unless Vdd is reduced with the scaling rule, the power consumption of the LSI will 
increase significantly due to an increase in both operational and standby-leakage power 
(Sakurai, 2004; Chen, 2006). The primary cause of this difficulty is widely recognized as the 
increase in threshold voltage (Vth) variation of CMOSFETs, because Vdd should be set higher 
considering the margin to the increased Vth variation (Takeuchi et al., 1997). 
Variation of transistor characteristics, primarily Vth variation, is increasing substantially in 
sub-100-nm technologies. This makes the Vdd reduction, required by the scaling rule, 
difficult, and significantly increases the power consumption of an LSI chip. Here, power 
consumption P of an inverter, which is the representative LSI unit circuit, is defined as  
 P = CVdd2f + IleakVdd  (1) 
where C, f, and Ileak are load capacitance, operation frequency, and leakage current, 
respectively. The first and second terms on the right-hand side represent operational and 
standby power, respectively. As the scaling proceeds, C and Ileak decrease due to the size 
reduction of transistors, and f increases. Since the miniaturization enables the number of 
circuits crammed onto a single chip to increase exponentially, it is extremely important to 
lower Vdd to maintain power consumption of an LSI chip (Moore, 1979). In the ITRS 2008 
roadmap, the rate of Vdd reduction below 1 V is forecasted to be extremely small. 
The origin of Vth variation is not only due to lithographic variations and layer thicknesses, 
but also due to line edge roughness (LER) and random dopant fluctuation (RDF) (Asenov et 
al., 2003; Mizuno et al., 1994). In particular, it has been pointed out that the Vth variation 
caused by the number and special distribution of impurities in the channel of transistors 
(RDF) becomes serious with the scaling. The magnitude of the Vth variation is described by 
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standard deviation σVth, since the distribution of Vth usually shows a normal distribution. 
The Vth variation becomes small with the wider area of the gate because the impurity 
distribution should be random. This relationship is well known (Pelgrom et al., 1989) and is 
defined as  
 σVth = AVt / (LgWg)1/2  (2) 
where Lg and Wg are the length and width of a gate, and the gradient AVt is called the 
Pelgrom coefficient. Moreover, in conventional bulk CMOSFETs, the following relationship 
exists 
 AVt ∝ tox (Nchannel)1/4  (3) 
where tox and Nchannel are the thickness of a gate oxide and a channel impurity density. 
Because Nchannel has increased to suppress the short channel effect (SCE), AVt has increased 
with scaling. Thus, it is understood that the present Vth variation problem is inevitably 
caused by the conventional bulk CMOSFETs’ miniaturization. 
To solve these problems, it is necessary to first decrease the Vth variation due to size 
variations by suppressing SCE, and secondly to decrease RDF by lowering the impurity 
densities of the channel. FinFETs, which have strong immunity from SCE without increasing 
the impurity density of the channel, are reported to have low Vth variation (Thean et al., 
2006). On the other hand, to continue to both improve the speed and reduce the power from 
the system-LSI designer’s viewpoint, it is necessary to set Vth and Vdd to the best value in 
every circuit block or set of transistors in LSI circuits. The multiple Vth design, such as that 
with two or three kinds of Vth setting, is already indispensable. Additionally, a technique 
that controls Vdd adaptively according to the state of operation has also been applied (Nakai 
et al., 2005). A technique to apply substrate bias Vbb to control Vth flexibly is used in some 
applications, also (Miyazaki et al., 2000). This Vbb control technique is a strong tool that can 
minimize the performance deviation due to temperature fluctuation as well as the variation 
of each chip. However, in present scaled bulk CMOSFETs, it is difficult to apply Vbb because 
of the increase in the junction leakage current between the source/drain and the substrate. 
To solve the power consumption and Vth variation issues, we have proposed a fully 
depleted silicon-on-insulator (FD-SOI) CMOSFET with an ultrathin buried oxide (BOX), 
named “silicon on thin BOX (SOTB)”. In this chapter, we will describe the features, process 
and characteristics of the SOTB CMOSFET. Its wide-range back-gate controllability, which 
enables the optimization of both performance and power after fabrication, will also be 
described. In addition, to solve some intrinsic problems with SOI technology such as poor 
electrostatic discharge (ESD) susceptibility and low breakdown voltage, an SOTB/bulk 
hybrid technology for system-on-chip (SoC) applications will be presented. In the later part 
of this chapter, we will show the variability reduction and back-gate bias control in the 
SOTB scheme and demonstrate its impact on the power reduction of VLSI circuits. 
2. SOTB CMOSFET 
2.1 Features of SOTB CMOSFET 
To solve the Vth variation problem due to RDF and satisfy the demand from circuit 
designers, we have proposed the SOTB CMOSFET (Tsuchiya et al., 2004; Ishigaki et al., 2008; 
Morita et al., 2008). Figure 1 shows a schematic cross-section of the SOTB structure. 
www.intechopen.com
Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET  
 
147 
Ultrathin SOI and BOX layers make the transistor highly immune from SCE, and its intrinsic 
channel without halo implant suppresses the Vth variation due to RDF. The thin BOX and 
impurity doping in the substrate just beneath the thin BOX enables a multiple Vth design. 
This thin BOX and the doped region also enable the wide-range back-gate controllability 
which realizes optimization of both performance and power after fabrication.  
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Fig. 1. Schematic cross-sectional view of hybrid SOTB/bulk CMOSFETs. 
Some intrinsic problems with (FD-) SOI technology such as poor electrostatic discharge 
(ESD) susceptibility and low breakdown voltage are well known (Yoshimi et al., 1990). Such 
adverse effects can be easily avoided by combining bulk technology on the same wafer.  The 
previous approach to integrating SOI and bulk technologies required the use of selective 
epitaxial growth to compensate for the height difference (Yang et al., 2003), which 
significantly increases process complexity. In this SOTB structure, bulk CMOSFETs for high-
voltage I/O operation, ESD protection, and analog circuits can be easily integrated by 
removing the thin SOI/BOX layers. This simplified SOTB/bulk hybrid technology is 
preferable for SoC applications because no design change for the conventional peripheral 
circuits is required. 
Regarding the isolation between transistors and back-gate contacts, this SOTB technology 
uses a conventional shallow-trench isolation (STI) process similar to the bulk technology. 
The slight change is that the trench is formed by dry etching three layers: the SOI, BOX, and 
substrate, as shown in Fig. 1. Consequently, the isolation between devices on the SOI and 
back-gate contacts is ensured by STI. The well region, acting as a back gate and ground 
plane, was formed beneath the BOX layer and connected to the region of the back-gate 
contact through the area underneath the STI. The back-gates for NMOS and PMOS are also 
isolated by STI. This back-gate contact structure in SOTB technology can be fabricated with 
the same mask layout as the conventional bulk CMOSFET. A triple-well structure is also 
adopted to prevent leakage for back-gate biasing. 
2.2 Device design and fabrication 
For low-standby power (LSTP) applications, a single mid-gap metal gate with an intrinsic 
channel is easily introduced in the fabrication process and is suitable for the desired Vth 
(Fenouillet-Beranger et al., 2008). However, unless the gate-induced drain leakage (GIDL) 
current is suppressed to less than the subthreshold leakage, off-current Ioff cannot be 
reduced at the desired Vth. GIDL increases when gate bias Vg becomes negative (for NMOS, 
vice versa for PMOS). This is because of band-to-band tunneling in and around the drain 
junction below the gate edges. This leakage current is a source-to-drain current in SOI 
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structures because of the BOX layer, unlike the bulk transistor in which the GIDL current 
flows to the substrate. In the SOTB structures, the intrinsic channel is also effective to 
suppress GIDL because of low electric fields around the drain junction below the gate edges. 
Note that in an SOTB device, it is unnecessary to consider either the junction depth (because 
it is controlled only by SOI thickness) or the channel-impurity profile (because the SOTB 
device has an intrinsic channel with no halo implant). Therefore, the control of GIDL in an 
SOTB is simple. Only the gate overlap length Lov, which is defined as the length of the 
overlapped region between gate and source/drain extensions, needs to be controlled. 
 Figure 2 plots the calculated GIDL with various Lov values by using the ATLAS simulation 
(http://www.silvaco.com). The parameters used in this calculation are as follows: Lg, SOI 
thickness, BOX thickness, and gate oxide thickness are 65, 15, 10, and 2 nm at Vdd = 1.2 V, 
respectively. The inset shows the potential distribution with Lov of 10 nm when Vg is -0.5 V 
and Vdd is 1.2 V. It is shown that the potential on the drain edge is steep due to the bias 
difference between the gate and drain. When Lov is 10 nm, Ioff (at Vg = 0 V) increases because 
of the subthreshold leakage and the GIDL since the large overlap enhances both the SCE 
and the GIDL. By decreasing Lov to less than a few nm, GIDL can be reduced sufficiently. At 
the same time, however, on-state current Ion also decreases. Therefore, this indicates that Lov 
should be carefully optimized for a target specification. 
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Fig. 2. Simulated NMOS Id –Vg characteristics as a function of gate overlap length Lov at  
Vdd = 1.2 V. The inset shows the potential distribution in SOTB structure at Vg = -0.5 V. 
Figure 3 shows a process flow and a cross-sectional transmission electron microscope (TEM) 
image of an SOI/bulk hybrid structure. After the STI formation, the SOI layers (tSOI ~ 12 nm) 
on both the well contact and bulk active regions were removed by dry etching using a BOX 
layer (tBOX ~ 10 nm) as a stopper, followed by the removal of the BOX layer. Due to the small 
step height of 22 nm (tSOI + tBOX), gate patterning can easily be performed on both the SOI 
and bulk regions simultaneously. This process enables the SOTB/bulk hybrid structure to 
be fabricated without requiring epitaxial growth to compensate for the height difference. 
The SOI region is on the left side of the TEM image, and the integrated bulk region is on the 
right. Smooth gate patterning without voids on both the SOI and bulk regions was 
confirmed. These integrated hybrid bulk CMOSFETs with a 7.5-nm-thick gate dielectric 
were fabricated on the exposed surface of the silicon support wafer by removing SOI/BOX 
layers. The quality of the surface after the BOX removal is a concern in this process. Carrier 
mobilities as high as a universal curve and gate oxide interface trap density (Dit)  as low as 
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1011 eV-1cm-2 were confirmed with no sacrificial oxidation of the surface, indicating that little 
damage was caused by dry etching during the SOI-layer removal (Ishigaki et al., 2008). A 
sufficiently long time-dependent dielectric breakdown (TDDB) lifetime is ensured at Vg = 
3.3 V, as shown in Fig. 4. 
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Fig. 3. Process flow of hybrid SOI/bulk fabrication and a cross-sectional TEM image of poly-
Si gate on hybrid SOI/bulk regions. 
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Fig. 4. TDDB lifetime of integrated bulk NMOS for I/O operation. 
Figure 5 shows the following process steps as well as a cross-sectional TEM image of a 
fabricated 50-nm-gate-length SOTB MOSFET. In the dual oxidation process, SiON gate 
dielectrics were formed at an equivalent oxide thickness (EOT) of 1.9 nm for SOTB core 
CMOSFETs, and 7.5 nm for bulk I/O CMOSFETs. To precisely control Lov, an additional SiN 
offset spacer was formed after the first SiO2 spacer formation and before the source/drain 
extension implantation. After forming a sidewall, an elevated source/drain structure was 
formed by selective epitaxial growth to obtain low external resistance. To prevent recesses in 
the SOI, the conditions for gate- and sidewall- etching and precleaning before epitaxy were 
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carefully optimized, resulting in a low external resistance, as shown in Fig. 6. In low-power 
FD-SOIs with intrinsic channels, no dual metal technology between NMOS and PMOS 
gates, such as nickel silicide phase control (Veloso et al., 2006), is required when using nickel 
silicide as a gate electrode material. The gate poly-Si and the source/drain epitaxial Si were 
set to their optimal heights before gate-cap removal and fully silicided simultaneously in a 
single step without using chemical mechanical polishing (CMP). The metal inserted poly-
silicon stack (MIPS) metal-gate structure is also applicable for SOTB CMOSFETs.  
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Fig. 5. Process steps and cross-sectional TEM image of 50-nm-gate-length SOTB MOSFET. 
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Fig. 6. Relationship between on-current Ion and external resistance Rsd. 
3. Characteristics of SOTB CMOSFET 
The typical subthreshold characteristics of the 50-nm-gate-length SOTB CMOSFETs at Vdd = 
1.2 V are plotted in Fig. 7. The desired symmetrical characteristics were successfully 
obtained with a single Ni FUSI gate. The off-state drain currents were less than 20 pA/μm 
due to the reduction of GIDL with properly controlled Lov. At the same time, comparable 
on-currents were obtained with the conventional bulk CMOSFETs. The Ioff could be further 
reduced to 1 pA/μm by reducing Lov (Ishigaki et al., 2009). These Ion/Ioff values are in good 
agreement with the data based on bulk or FD-SOI technology for LSTP applications 
(Kimizuka et al., 2005). These SOTB CMOSFETs also suppressed the SCE even with the 
intrinsic channel because of the thin SOI and BOX layers. Figure 8 demonstrates that the 
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SOTB CMOSFET is free from the self-heating effect thanks to the thin BOX. That is, negative 
drain conductance (decreasing Id with increasing Vd) was not observed.  
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Fig. 7. Typical Id-Vg characteristics of 50-nm-gate-length SOTB CMOSFET. 
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Fig. 8. Id-Vd characteristics of 50-nm-gate-length SOTB CMOSFET. No self-heating is evident 
due to the thin BOX. 
In the SOTB scheme, time-to-time or area-to-area (including die-to-die or wafer-to-wafer) 
device characteristics can be widely controlled using the back-gate bias Vbb. In particular, 
forward back-gate bias can be effectively used because there is no substrate leakage. Note 
that a forward bias higher than 0.6 V can never be applied in conventional bulk CMOSFETs 
owing to the significant increase in p-n junction leakage current from source to substrate. 
The dependences of Vth and the subthreshold slope (SS) of a 50-nm-gate-length SOTB 
CMOSFET on Vbb at Vdd = 1.2 V are shown in Fig. 9. By applying a reverse Vbb, Vth increased 
to above 0.6 V, and the SS decreased to less than 80 mV/decade. In contrast, by applying a 
forward back-gate bias of 1.2 V, Vth can be lowered by more than 0.3 V while keeping the SS 
small. In such a high forward bias, there is no increase in the substrate leakage currents.  
As for conventional bulk structures, reverse biasing can be used to reduce the standby 
leakage after fabrication. However, this is less effective because both Vth variation and GIDL 
increases (Yasuda et al., 2007). In the SOTB scheme, GIDL is sufficiently suppressed by the 
intrinsic channel and the controlled Lov, and forward Vbb is also effective in adjusting the Vth 
variation. The die-to-die compensation for the Vth of each chip is demonstrated in Fig. 10. 
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Fig. 9. Dependences of Vth and SS for a 50-nm-gate-length SOTB CMOSFET as a function of 
back-gate bias Vbb at Vdd = 1.2 V. 
Each circle represents a 50-nm-gate-length NMOS of a chip. The open circles indicate the Vth 
distribution without Vbb control, and the closed circles indicate the distribution with Vbb 
control, that is, when the Vbb was adjusted for each transistor to approach the target Vth. The 
Vbb values range from -1.2 to 1.2 V, in 0.2-V increments. Without Vbb control, the range of Vth 
distributions is about 0.1 V due to size (gate length or layer thicknesses such as SOI) 
variations or channel dose fluctuations. The standard deviation σVth with Vbb control was 
suppressed to 1/4 (case A) even with such a wide Vbb step. In addition, the typical Vth can 
be set arbitrarily within a range of 0.18 V (cases B and C), which is larger than the 0.1 V of 
the original Vth distribution, while keeping the variation suppressed. It is assumed, for 
instance, that setting the optimum Vbb according to the speed and the power of the chip will 
improve the yield. 
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Fig. 10. Vth shift and variation reduction of Poly-Si gate SOTB NMOS using back-gate bias 
Vbb (Vbb: -1.2 < Vbb < 1.2 V, increments = 0.2 V). 
4. Reduction of power consumption 
The nominal Vth cumulative probability plot (not shown) of SOTB CMOSFETs indicates that 
the distribution is random and SCE is suppressed even down to 50 nm (Morita et al., 2008). 
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The Pelgrom plot is shown in Fig. 11. The slope of the plot, the Pelgrom coefficient Avt, is 1.8 
and 1.5 mVμm for NMOS and PMOS, respectively. These values are about half those of 
conventional bulk CMOSFETs of the same technology generation due to the intrinsic 
channel without halo implant. Impurities below the BOX layer have a small impact on the 
variability. The local component of variation is also plotted. To extract the local variation of 
Vth, the difference between the forward and the reverse measurement by exchanging the 
source and drain was used (Tanaka et al., 2000). It has already been confirmed that this 
method simply represents the local variation of adjusting pair transistors (Sugii et al., 2008). 
These results suggest the SOTB CMOSFET is robust in terms of variability. 
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Fig. 11. Pelgrom plot of SOTB CMOSFETs for both global and local components. 
Because static random access memory (SRAM) has been integrated in recent VLSI circuits 
with large capacities occupying large areas, reducing the power consumption of SRAMs is 
becoming increasingly important. Moreover, since the SRAM circuit is most sensitive to the 
local Vth variation, it is assumed that achieving low Vdd is most difficult with SRAM. Figure 
12 plots the characteristics of 6T-SOTB SRAM cells 0.99 μm2 in size. The static noise margins 
(SNM) of 0.357 V at Vdd = 1.2 V and 0.142 V at Vdd = 0.6 V indicate a much more stable 
operation in comparison with conventional bulk ones. The fail bit count (FBC) analysis 
indicated that the SOTB-SRAM can operate as low as 0.6 V, whereas the bulk SRAM with 
the same cell size operates at 1.1 V (Tsuchiya et al., 2009). 
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Fig. 12. Measured butterfly curves of 50-nm-gate-length SOTB SRAM cell. 
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The variability of SOTB CMOSFETs has a significant impact on standby power 
consumption. The total standby leakage of a conventional 6T-SRAM cell is roughly 
expressed as 
 Istandby = 3Ioff + 2Igate  (4) 
where Igate is the gate leakage when the gate node of a transistor is high. We calculated the 
standby leakage of an SRAM between SOTB and bulk devices, taking variability into 
account. When Vth decreases from a typical value (ideally at the minimum Id point 
determined both by subthreshold and GIDL currents), Ioff increases on the subthreshold 
slope of 80 mV/decade. On the other hand, Ioff also increases with larger Vth because of the 
GIDL with a slope of 400 mV/decade. The summation of off-currents taking Vth distribution 
into account is expressed as 
 Σ Ioff = ∫ P (ΔVth) x Ioff (ΔVth)  (5) 
where P is a probability of Vth in the distribution, and ΔVth is the deviation from the typical 
Vth. The σVth of SOTB and bulk devices is 27 and 54 mV, respectively. Igate is calculated as a 
constant without taking variability into account because its value is much smaller for LSTP 
applications, where Jg is 2 x 10-3 A/cm2. The integrated standby leakage of 1-Mbit SRAM is 
shown in Fig. 13. One typical Ioff of SOTB devices is calculated as 10 pA/μm compared with 
bulk devices. The other typical Ioff value of SOTB devices is 1 pA/μm. When the typical Ioff = 
10 pA/μm, the standby leakage of the SOTB device is 44% that of the bulk ones. This result 
indicates that reducing σVth by half also reduces the standby leakage by half. Moreover, 
when the typical Ioff of an SOTB device = 1 pA/μm, the standby leakage can be further 
reduced to 6%. In the case of  Ioff = 1 pA/μm, which indicates a lower on-state current, the 
driving performance can be boosted by using back-gate biasing in the SOTB technology. 
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Fig. 13. Estimated standby leakage of 1-Mbit SRAM taking Vth variability into account. 
5. Conclusion 
Recently, the scalability of CMOSFETs has become a topic of utmost importance. In SOTB 
technology, scalability can be pursued by reducing the SOI and BOX thicknesses. The 
minimum SOI thickness is considered to be 6 nm, after which the influence of the quantum 
effect or mobility degradation appears (Uchida et al., 2001). Given this value and 
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considering the thickness variation, the minimum gate length of the SOTB CMOSFET is 
expected to be about 20 nm while maintaining a small Vth variation (Sugii et al., 2009). In 
addition, the applicability of back-gate biasing is important. Even if the uniformity of 
transistors is  not maintained, the characteristic variation can be eased by correcting Vbb.  
 In this chapter, it was shown that both operating voltage and standby power can be 
substantially reduced due to the low variability of the SOTB CMOSFET. This indicates that 
the power consumption of VLSI circuits can be drastically reduced. Moreover, when 
combined with Vbb control, it is possible to obtain the optimum power efficiency by flexibly 
changing Vdd and Vth to the operation situation. It is hoped that these flexible voltage 
controls will be applied to VLSI circuits in the future to meet the increasingly complex 
application demands. 
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